In this paper, an approach to n-stage (n= 3, 4, 5. . . ) balanced-to-single-ended out-of-phase power divider is proposed, which enhances the bandwidths for port matching, isolation and common-mode suppression firstly. Compared with the traditional single-ended multistage power divider, this approach has special circuits (common-mode and isolation circuits) for improving common-mode suppression and isolation, respectively. For common-mode suppression, the 180 • microstrip line between the balanced port and the common-mode circuit composed by one parallel open stub are adopted to achieve wideband commonmode suppression. For isolation, the isolation circuits formed by cascade stage structure and parallel resistors are both adopted to improve the isolation bandwidth. The basic analysis at the center frequency is given, and for verifying the theoretical prediction, two prototypes of the 3-and 4-stage power dividers are fabricated and measured, which show 46.7% and 63% 20-dB operating bandwidths, and 0.25 dB and 0.3 dB minimum insertion loss, respectively. These two prototypes present that the 20-dB operating bandwidths are 16.7% and 33% wider than the single-stage balanced-to-single-ended power divider.
I. INTRODUCTION
Balanced-to-single-ended power divider becomes more and more essential in the wireless communication systems, which not only can realize the differential-mode transmission, power dividing and common-mode suppression like the balanced-to-balanced power divider [1] , but also can easily connect with both differential and single-ended components as shown in Fig. 1 . The wideband out-of-phase output, wideband isolation and wideband CM suppression make the balanced-to-single-ended power divider to be utilized in wideband system. In recent years, the balanced-to-singleended power dividers using ±90 • structure [2] , the stubloaded microstrip lines [3] , the line with resistors in series direction [4] , [5] , coupled lines [6] - [11] , stepped-impedance transmission lines [12] , and two-stage branch line structure [13] were reported. The widest 15-dB operating bandwidth in The associate editor coordinating the review of this manuscript and approving it for publication was Abhishek K. Jha . above designs is about 40%. It is too narrow to cover the more multiple frequency bands for different wireless systems, e.g. the long-term-evolution bands (1.5GHz-1.7GHz-2.7 GHz) of 3/4/5-Genneration (3G/4G/5G) wireless-communications systems require broadband applications with a bandwidth close to 60%. Therefore, the approach to enhance the operating bandwidth is indeed necessary.
At present, the method of improving bandwidth is mainly used in singled-ended power divider. For singled-ended power divider, many methods have been applied to enhance the bandwidth. The main way to enhance the bandwidth is the multistage technology. In [14] - [16] , the multistage Wilkinson power dividers realized 38.8%, 68.6% and 146% 15-dB operating bandwidth, respectively. In [17] , a multistage twoway Gysel power divider using resistors connected with other ports was reported with 66.7% 15-dB operating bandwidth. On the other hand, the singled-ended power dividers with the additional stubs [18] - [22] , slots [23] , [24] , and the multimode resonances [24] were designed to realize the wide bandwidth.
However, few approaches have been reported to enhance the operating bandwidth of the balanced-to-singleended power divider yet. In [26] , a novel wideband balanced-to-unbalanced out-of-phase power divider using symmetrical transmission lines achieved 89.1% 13-dB matching bandwidth and 84% 20-dB isolation bandwidth. But, the 20-dB bandwidth of common-mode suppression is 25%. In [27] , balanced microstrip-to-slotline transition is utilized to achieve wideband multilayer filtering balancedto-unbalanced out-of-phase power divider, but the isolation bandwidth is still narrow. In [28] , multiple coupled lines and coupled-line stubs are used to obtain wideband balancedto-unbalanced in-phase power divider. The isolation bandwidth is enhanced to 50%. It is still a challenge to furtherly enhance matching, isolation and common-mode suppression bandwidths at the same time.
In this paper, an approach to n-stage balanced-to-singleended out-of-phase power divider as shown in Fig. 2 is proposed. The operating bandwidth of 4-stage design shows the obvious enhancement, including impedance matching, isolation, common-mode suppression and out-of-phase bandwidths, which is different from the wideband differential filters using two-stage branch-line structure [29] , [30] . The even-and odd-mode analysis is given to limit the parameters of the power divider. The common-mode circuit part mainly affects common-mode suppression, and the isolation circuit part mainly affects isolation. The analysis for the different combinations of the transmission lines with isolation resistors or the stub is made to achieve the optimal structure for wideband isolation and common-mode suppression. Detailed design procedures are summarized to guide the practical design. Two prototypes of the proposed power divider are designed, fabricated, and measured to verify the theoretical prediction. And the measured results consist well with the simulated ones. Figure 3 shows the circuit model of the 3-stage power divider when n equals to 3 in the proposed n-stage power divider in Fig. 2 . It consists of eleven quarter-wavelength transmission lines of Z 21 , Z 22 , Z 23 , Z 3 , Z 31 , Z 5 , two half-wavelength transmission lines of Z 1 , Z 4 and three resistors of R 1 and R 2 . The ports 1+ and 1− form the balanced port A and the single-ended ports B and C are made up of the ports 2 and 3, respectively. The proposed power divider is designed on the substrate of RO4003C (the dielectric constant of 3.38, thickness of 0.813 mm, and loss tangent of 0.0027).
II. 3-STAGE BALANCED-TO-SINGLE-ENDED OUT-OF-PHASE POWER DIVIDER

A. ODD-AND EVEN-MODE ANALYSIS
The symmetrical structure of the proposed 3-stage power divider makes sure the equal power division ratio and enable odd-and even-mode equivalent circuits to analyze the whole design. For odd-mode analysis, the plane along the symmetric line D-D' as shown in Fig. 3 (a) is equivalent to an electrical wall. Thus, the odd-mode equivalent circuit of 3-stage power divider can be exhibited as shown in Fig. 3 (b), which will determine the differential-mode response. To obtain differential-mode impedance matching, the odd-mode equivalent circuit should satisfy [31] where Z 0 is the port impedance and
so that the relationship between the characteristic impedances can be obtained
For even-mode analysis, the plane along the symmetrical line D-D' as shown in Fig. 3 (a) is equivalent to a magnetic wall. Thus, the even-mode equivalent circuit can be obtained as shown in Fig. 3 (c), which will determine the isolation and common-mode responses. At the center frequency, the port 1 in Fig. 3 (c) is shorted due to the open quarter-wavelength line of Z 1 . Thus, the common-mode signal at the center frequency will be suppressed perfectly. To satisfy the isolation, the impedance matching at port 3 should be achieved at the center frequency, where the full even-mode equivalent circuit model can be simplified as Fig. 3(d) . Therefore, the isolation requirement for 3-stage design should satisfy Fig. 4 shows the study on the isolation and common-mode circuits, where 'a' and 'b' are isolation circuits, 'c' is the common-mode circuit. As to the isolation response of the 3-stage power divider, it is studied by four conditions 1). 'aa' indicates 'a' is connected both in gridline I and II in Fig. 4 ; 2). 'bb' indicates 'b' is connected both in gridline I and II in Fig. 4 ;
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3). 'ab' indicates 'a' is connected in gridline I and 'b' is connected in gridline II in Fig. 4 ; 4). 'ba' indicates 'b' is connected in gridline I and 'a' is connected in gridline II in Fig. 4 . Fig. 5 (a) shows the variation of isolation bandwidth with different combinations of isolation circuits. It can be noted that the isolation bandwidth (< −20 dB) is the widest when a and 'b' are connected in gridline I and gridline II, respectively.
For common-mode suppression of the 3-stage power divider, it is studied by 3 conditions 1). D # represents 'c' is connected at point D in Fig. 4 ; 2). E # represents 'c' is connected at point E in Fig. 4 ; 3). D # E # represents 'c' is connected both at point D and E in Fig. 4 . Fig. 5(b) shows the variation of common-mode suppression bandwidth with different combinations of commonmode circuits. It can be noted that common-mode suppression bandwidth (< −20 dB) is the widest when c is connected at For simplifying the analysis, we set Z 21 = Z 22 = Z 23 = a. Fig. 6 shows the variation of differential-mode, commonmode and isolation responses for 3-stage power divider with different a. It can be noted from Fig. 6 that the differentialmode and isolation responses show the best results at the center frequency when a = 50 for the circuit model. And the differential-mode bandwidth (|S ddAA | < −15 dB) becomes wider with decreasing a, while the isolation bandwidth turns narrow. However, it has no influence on the bandwidth of common-mode suppression.
D. PARAMETRIC STUDY
The other parameters (Z 1 , Z 3 , Z 31 , Z 4 , Z 5 and R 1 ) of 3-stage power divider also have effect to fine-tune matching, isolation, and common-mode suppression bandwidths and magnitudes. According to our study, the magnitude of matching (|S ddAA |) becomes small when increasing Z 1 and Z 4 and decreasing Z 3 and Z 31 , while Z 5 and R 1 have no effect on it. The magnitude of isolation (|S ssBC |) becomes small when increasing Z 4 and the isolation bandwidth becomes wide at the beginning and then turns to be narrow with R 1 , while Z 1 , Z 3 , Z 31 , Z 4 , and Z 5 have no effect on it. And the magnitude of common-mode suppression (|S csBA |) becomes small when decreasing Z 3 and the bandwidth of common-mode suppression becomes narrow with Z 5 , while Z 1 , Z 31 , Z 4 , and R 1 have no effect on it. Therefore, the magnitudes and bandwidths can be fine-tuned by Z 1 , Z 3 , Z 31 , Z 4 , Z 5 and R 1 .
E. DESIGN PROCEDURE
The design procedure of 3-stage power divider is summarized as follows 1) The final circuit model of the 3-stage power divider is obtained as shown in Fig. 3(a) based on the analysis on isolation and CM suppression in Fig. 5 . 2) Z 21 , Z 22 and Z 23 can be chosen according to equation (3) and the bandwidth variation on impedance matching, common-mode suppression and isolation as shown in Fig. 6 . 3) R 2 can be determined by equation (4) . The initial value of Z 1 , Z 3 , Z 31 , Z 4 , Z 5 and R 1 can be given as 80 , 50 , 50 , 80 , 80 and 100 . They can fine-tune matching, isolation, and common-mode suppression bandwidths and magnitudes according to the variation rules in Part D in Section II.
F. RESULTS
One prototype of 3-stage power divider operating at the center frequency of f 0 = 1.84 GHz is designed and fabricated. Based on the design procedure, the whole parameters of 3-stage power divider can be given as Z 1 = 70 , Z 21 = Z 22 = Z 23 = 46 , Z 3 = Z 31 = 54 , Z 4 = 80 , Z 5 = 80 , R 1 =100 , and R 2 =50 . The layout of 3-stage power divider and its dimensions are shown in Fig. 7 . The software for full-wave simulation is High Frequency Structure Simulation and measured by four-port Agilent N5230C vector network analyzer, which can directly obtain the mixed-mode S-parameters of a four-port network. Fig. 8 shows the results of 3-stage power divider. It can be seen from Fig. 8(a) that the measured insertion loss at the center frequency is about 0.25 dB. The measured differentialmode return loss is larger than 20 dB over the frequency range from 1.19 GHz to 2.34 GHz. The isolation between ports B and C is larger than 20 dB over the frequency range of 1.32 ∼ 2.18 GHz. For common-mode operation in Fig. 8(b) , |S scBA | and |S scCA | are lower than −20 dB over the frequency range of 1.19 ∼ 2.61 GHz, while the out-of-band common mode suppression is just about 5 dB. The differential-mode phase difference between the two output ports is between 178.9 • and 181.4 • in the whole frequency band as shown in Fig. 8(c) .
III. 4-STAGE BALANCED-TO-SINGLE-ENDED OUT-OF-PHASE POWER DIVIDER
To further enhance the operating bandwidth including matching, isolation and common-mode suppression bandwidths when compared with 3-stage power divider, 4-stage power divider is designed. According to our studying, the commonmode circuit and the isolation circuit at the output port are same as 3-stage power divider. Thus, the other isolation circuits must be discussed. Fig. 9 shows the study on the isolation circuit, where 'd' is isolation circuit. As to the isolation response of the 4-stage power divider, it is studied by 3 conditions 1). D # represents 'd' is connected at point D in Fig. 9 ; 2). E # represents 'd' is connected at point E in Fig. 9 ; 3). D # E # represents 'd' is connected both at point D and E in Fig. 9 . Fig. 10 shows the variation of isolation bandwidth with different combinations of isolation circuit. It can be noted that the isolation bandwidth (< −20 dB) is the widest when d is both connected at points D and E. Thus, the final circuit model of the 4-stage power divider can be achieved as shown in Fig. 11(a) . For the odd-mode equivalent circuit of 4-stage power divider in Fig. 11(b) , it should also satisfy equation (1), where so that the relationship between the characteristic impedance can be gotten and is written as Fig. 11(c) is the full even-mode equivalent circuit of 4-stage power divider. At the center frequency, it can also be simplified as the equivalent circuit in Fig. 11(d) . The input admittance Y 0 at port2 can be calculated as
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so that the following equations can be obtained
B. PARAMETRIC STUDY
According to our study, R 1 and R 2 have the similar variation rules with 3-stage power divider. The isolation bandwidth becomes wide at the beginning and then turns to be narrow with R 1 and R 2 , while Z 1 , Z 3 , Z 31 , Z 32 , Z 4 , and Z 5 have no effect on it. The choice for Z 1 , Z 3 , Z 31 , Z 32 , Z 4 , and Z 5 can refer to the study in Part D in Section II, they have the similar variation rules. Z 21 , Z 22 , Z 23 , and Z 24 can be derived from part C in Section II.
C. DESIGN PROCEDURE
The design procedure of 4-stage power divider is summarized as follows 1) The final circuit model of the 4-stage power divider is obtained as shown in Fig. 11(a) based on the analysis on isolation in Fig. 9 . 2) Z 21 , Z 22 , Z 23 , and Z 24 can be chosen according to equation (6) and the similar bandwidth variation on impedance matching, common-mode suppression and isolation as shown in Fig. 6 . 3) R 3 can be determined by equation (8) . The initial value of Z 1 , Z 3 , Z 31 , Z 32 , Z 4 , Z 5 , R 1 and R 2 can be given as 80 , 50 , 50 , 50 , 80 , 80 , 100 and 100 . They can fine-tune matching, isolation, and commonmode suppression bandwidths and magnitudes according to the variation rules in Part B in Section III.
D. RESULTS
One prototype of 4-stage power divider operating at the center frequency of f 0 = 1.84 GHz is designed and fabricated. Based on the design procedure, the whole parameters of 4-stage power divider can be given as Z 1 = 80 , Z 21 = Z 22 = Z 23 = Z 24 = 46 , Z 3 = Z 31 = Z 32 = 54 , Z 4 = 100 , Z 5 = 100 , R 1 = 100 , R 2 = 100 , R 3 = 82 . The layout of 4-stage power divider and its dimensions are shown in Fig. 12 . The software for full-wave simulation is High Frequency Structure Simulation and measured by four-port Agilent N5230C vector network analyzer, which can directly obtain the mixed-mode S-parameters of a four-port network. Fig. 13 shows the results of 4-stage power divider. It can be seen from Fig. 13 (a) that the measured insertion loss at the center frequency is about 0.3 dB. The measured differentialmode return loss is larger than 20 dB over the frequency range from 1.14 GHz to 2.3 GHz. The isolation between ports B and C is larger than 20 dB over the frequency range of 1.21 ∼ 2.42 GHz. For common-mode operation in Fig. 13(b) , |S scBA | and |S scCA | are lower than −20 dB over the frequency range of 1.09 ∼ 2.52 GHz, while the out-of-band common mode suppression is still low. The differential-mode phase difference between the two output ports is between 178.6 • and 181.9 • in the whole frequency band as shown in Fig. 13(c) .
E. N-STAGE BALANCED-TO-SINGLE-ENDED POWER DIVIDER
The design procedure of the n-stage balanced-to-singleended power divider is similar to the design procedure of 4-stage balanced-to-single-ended power divider. The difference is that the n-stage balanced-to-single-ended power divider needs n-1-stage balanced-to-single-ended power divider to connect the cascade stage structure as shown in Fig. 14. According to these steps, any n-stage balancedto-single-ended power divider can be constructed. It is hard to say the largest bandwidth of n-stage design because the bandwidth will increase with the number of stage.
F. PERFORMANCE COMPARISON
The performances of the proposed 3-and 4-stage power dividers and the state-of-art balanced-to-single-ended power dividers are listed and compared in Table 1 . It can be concluded from Table 1 that the operating bandwidth becomes wide with the increasing stages. Compared with the reported designs, the proposed designs enhance the operating bandwidth including matching, isolation, and common-mode suppression. According to these performances, an approach to n-stage balanced-to-single-ended out-of-phase power divider as shown in Fig. 2 can be derived.
IV. CONCLUSION
This paper presents an approach to achieve n-stage balancedto-single-ended out-of-phase power divider. Two prototypes of 3-and 4-stage power dividers have been designed and analyzed. Compared with the reported works, they all enhance the operating bandwidth, including differential-mode matching, common-mode suppression, and isolation bandwidths. Also, differential-mode matching, common-mode suppression and isolation bandwidths are all improved with the increasing stages. According to the study on 3-and 4-stage power dividers, the circuit model of n-stage balanced-tosingle-ended out-of-phase power divider can be derived.
Theoretical analysis, parameter study and design procedure have been summarized to guide the design. The theoretical prediction has been verified through the measured and simulated results. The proposed designs will promote the development of the wideband power dividing circuit.
